Abstract

This paper describes a 10 b 100 MS/s CMOS digital-to-analog converter (DAC) for cable modem applications. Differential switches with the proposed deglitching circuit and the cascode current sources, separated from the unit decoded current cell matrix improve the dynamic performance. The proposed and conventional prototype DACs are fabricated in a 0.35-/spl mu/m CMOS process. The measured differential and integral nonlinearities of the proposed DAC shows /spl plusmn/0.17 LSB and /spl plusmn/0.43 LSB at a 10 b level, respectively. At 100 MS/s, the spurious-free dynamic range is 66 dB for a 100 kHz input signal and 52 dB for a 10 MHz input signal.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.