Abstract
This paper presents a 5.2–5.7GHz low voltage sub-sampling phase locked loop (LV-SSPLL). It adopts a new low voltage multi-modulus frequency divider (LVMMD) based on Extended True Single-Phase Clock (ETSPC) and TSPC Logic, which can operates at 7 GHz frequency under only 1V supply voltage in 0.18 μm CMOS process. All the blocks of LV-SSPLL excluding the output buffer operate at 1V supply voltage. The simulation results show it consumes only 4.1mW power. The integrated jitter from 1kHz to 100MHz is 417 fs and reference spur is −54dBc when the output frequency is 5.5GHz.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
