Abstract
A 10-bit D/A converter with differential current outputs is presented. Special care was taken to minimize the output glitch energy and the linearity errors, considering the 1.5 V output range under a 3.3 V voltage supply. A current cell with biased switches, thermometer decoding and a shuffle in the physical layout of the cells enabled to achieve the following performances. The integral and differential linearity errors INL and DNL are within +/-1.5 LSB and +/-0.5 LSB respectively. The maximal glitch energy is 60 pV.S. The device dissipates 46 mW at 70 MHz clock rate and full-scale output swing. The D/A converter has been developed in a CMOS 0.5 /spl mu/m technology. The active chip area is 0.4 mm/sup 2/.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
