A 1.33 μW 8.02-ENOB 100 kS/s successive approximation ADC with supply reduction technique for implantable retinal prosthesis.

Abstract

This paper presents a chip level 9 bits Charge Folding Successive-Approximation-Register (SAR) Analog-to-Digital Converter (ADC) to be used in a CMOS image sensor for retinal prosthesis. It has a maximum single-ended input range of 1.8 V but only uses a supply voltage of 0.9 V for the entire ADC through the Charge Folding method. Therefore, the input range is no longer limited by the supply rail as in conventional SAR ADC. Moreover, the ADC is controlled by an internal delay line based Asynchronous Clock Generator which can be programmed to adjust the resolution of the ADC from 5 to 9 bits. Therefore, resolution adaptation function can be applied to improve the energy efficiency up to 15%. The test chip is implemented in 0.18 μm CMOS process and occupies an area of 0.15 mm(2). At 0.9 V and 100 kS/s, the 9 bit s ADC consumes 1.33 μW and achieves an energy efficiency of 51.3 fJ/conversion-step . In addition, the power consumption can be further reduced by scaling the supply voltage and sampling frequency. At 100 kS/s, this ADC is capable of converting the input signal at a rate equivalent to 30 frames/s for a pixel array up to 3200 pixels.