Abstract
An analog low dropout regulator (LDO) that can operate at ultra-low voltage (ULV) with high power supply rejection ratio (PSRR) is presented in this brief. The supplies of the error amplifier and the power stage in this LDO are separated, and a lightweight local generated supply (LLGS) is proposed to guarantee the proper function of the associated error amplifier in ULV mode. This LLGS assisted analog LDO has been experimentally verified in 0.13 μm CMOS technology and it only occupies an active area of 0.035 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> . Measurement results indicate that this LDO can achieve greater than 30 dB PSRR up to 10 kHz at supply voltage as low as 0.5 V.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
