Abstract
We present a SiC Trench JFET technology that achieves a record setting specific on-resistance (RDSA) of 0.75mohm.cm2. These SiC devices are combined with optimized low voltage MOSFETs to form co-packaged cascode transistors, which provide unprecedented performance benefits, with a clear path to direct cost parity with silicon superjunction devices. These devices are shown to be useful for all circuit topologies..
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.