A block oriented bubble domain memory organization is proposed which provides a block access time improvement over existing major/minor loop designs and which exhibits built-in redundancy. Wafer level integration is utilized to reduce the module lead count.