Process parameter variations of MOSFET and environment parameter variations of the high speed VLSI circuits have become a critical issue in timing analysis. This paper proposes the statistical modeling of basic logic gates and flip-flops used for combinational logic and sequential logic circuits. The basic logic gates and flip-flops model are developed for 32 nm technology. To analyze the accurate performance of the models, we propose for the first time the model which considers both the process and environment parameter variations. The performance parameters of logic gates, such as propagation delay of logic gates and clock to Q delay time, setup time, and hold time for latches and flip-flops are verified with Monte Carlo analysis. The performance of the circuit depends on the propagation delay of logic gates and flip-flops so we propose our models to calculate the accurate performance of the high speed digital circuits. The model shows better accuracy and takes less time than Monte Carlo analysis to produce results. Finally, it is shown that the models can accurately predict all the timing parameters of logic gates and flip-flops.