We propose a method to power specific areas of a large-scale integrated circuit, such as the core of a system-on-chip (SoC), at a voltage higher than VDD. The voltage drops with the current flowing through the power grid, resulting in I2R losses in the on-chip power circulation. This new concept for VLSI devices is based on the commercial distribution system of long-distance power transmission companies. Our design reduces the voltage to VDD levels with an integrated DC-DC converter located near the core, like how electrical systems rely on transformers. The efficiency of a distribution matrix is the percentage of total power taken from the power source and delivered to the loads (cores). We obtained the grid from data for a commercial DC/DC converter. This paper also discusses the need for highly efficient DC/DC converters that can be integrated on chip. As state-of-the-art semiconductors become smaller and smaller, silicon process variations continue to occur and affect the performance of the chip. One of the most critical steps is worst-case voltage variations that cause inductive fluctuations. Therefore, pinpointing hotspots across the power matrix network is critical to effectively utilize the right computing environment for design verification and appropriate strategies.
Read full abstract