A new built-in self-test architecture, E-BIST, suitable for a test-per-clock scheme, is proposed. The E-BIST architecture is based on STUMPS, which uses a linear feedback shift register (LFSR) as the test generator, a multiple input shift register (MISR) as the response compactor, and shift register latch (SRL) channels as multiple scan paths. In E-BIST a degenerate MISR structure is used for every SRL channel; this offers reduced area overheads and has less impact on performance than the STUMPS technique. It is also shown that the masking probability of the proposed SRL channel structure is 21−(N+L), where N and L are the number of test patterns and the length of the SRL channel, respectively. Results of the experiments on ISCAS 89 benchmark circuits show that this architecture is also suitable for robustly detecting path delay faults, with improved fault coverage, when the Hamming distance of the data in the SRL channel is considered.