Abstract
A yield model suited for application in yield control system of integrated circuit production has been proposed. It is based on in-line inspections made on a control wafer containing corresponding test structures. The yield model gives mean and variance of wafer yield associated with each critical process step as well as the complete distribution function of final wafer yield. The model is illustrated by modeling of yield concerning production of well-known CD4000B series CMOS integrated circuits.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
