Abstract
Highly efficient ESD protection structures with a sustaining voltage >40 V are realized in a smart power technology. They guarantee excellent ESD protection at high voltage pins without the danger of transient latch-up. Compared to the vertical n-p-n transistor, a shift of the sustaining voltage of 20 V has been achieved purely by layout modification of the buried layer. The high ESD performance has been proven at product level by an ESD hardness of >8 kV (HBM).
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.