Abstract
The potential damaging effects of high inrush currents occurring after power quality disturbances on switch-mode dc power supplies (SMPS’) have been reported, but have not been studied in detail. This paper presents a new analytical model for the accurate representation and calculation of inrush currents of low-power SMPS devices. This model is verified against previously developed circuit-based simulation model and compared with the only other analytical model available in existing literature. The developed analytical model is also used to investigate device protection co-ordination, in order to demonstrate two important effects of high-inrush current: nuisance tripping of protection and damage of internal SMPS components. Key words. Inrush current, load modelling, analytical representation, switch-mode dc power supply (SMPS), power quality disturbance, short interruption, voltage sag
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
