Abstract
This article presents hardware architecture for a video encoder that employs 3-D discrete cosine transform (3-D DCT) algorithm. The transform algorithm chosen for the implementation adapts entropy reduction technique and does not require the second transpose memory to store the coefficients of video cube. The implemented hardware architecture for 3-D DCT is verified for its functional specifications, and its performance evaluation is done on parameters such as power, area, and operating frequency with that of conventional architecture. The video encoder is built using 3-D DCT and other submodules and verified for its functionality.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
