Abstract

A CMOS integrated circuit for the weighted synapse and the summation of the synaptic signals is presented. Neural-type cells (NTCs) are used as the processing elements along with a voltage-controlled linear MOS resistor. This variable resistor is used to control the synaptic weights as pulse densities, and thus the weights are controlled by the gate control voltage. By adding buffered inverter stages, the output signal of the NTC is converted into the normalized pulse stream of the 5 V/sub p-p/ signal for easy handling. The summation is executed by a capacitor integration circuit where the currents from different NTCs are accumulated. Simulation results are presented. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.