Abstract
A VLSI architecture for the embedded zerotree wavelet (EZW) algorithm is presented that enables real-time scalable image coding. The breadth-first bottom-up search method is adopted in scanning the wavelet coefficients in the ancestor-descendant tree hierarchy in order to easily locate the parent-children relationship and to increase the processing speed. The symbols generated in the significance mapping (SMAP) process and those in the successive approximation quantization (SAQ) process are encoded independently. Compared to previously proposed architectures, our design leads to fewer transmitted bits and thus alleviates the communication overhead without sacrificing peak-signal-noise-ratio (PSNR). In addition, a simple progressive digital watermarking scheme is included in the EZW coder for purpose of copyright protection.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
