Abstract

A study of VLSI arrays that implement single-input singleoutput linear time-invariant digital filters is initiated in this paper. The arrays are restricted to be comprised of several similar processing elements in a linear configuration with only nearest neighbor links. The requirement of pipelineability in the resulting circuits is also imposed. A general framework is developed for the design of such arrays when each processing element is assumed to have a certain model with a single state variable. Several existing canonical form realizations are shown to be obtainable as special cases of the array configurations developed in this paper.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.