Virtual fine delay line using one-stage inverter delay

Abstract

A virtual fine delay line (VFDL) using only two ring oscillators and counters can cover a wide frequency operation range clock without adding any additional delay line stage. The proposed ring oscillator can easily make a unit delay as a one-stage inverter. The VFDL achieves fine resolution of less than 60 ps and small circuit area with two clock cycles lock-in time.