Abstract
Vertically integrated copper (Cu) and nickel (Ni) nanowires (NWS) were fabricated on silicon using anodized aluminum oxide (AAO) thin film templates integrated onto silicon wafers. Both the AAO and NWs were mechanically robust and demonstrated to withstand further fabrication processes used for integrated circuits. The AAO pores were measured to be ~30 nm with size distributions narrowing from ±12 to ±6 nm after a second anodization. The NWs, therefore, had similar diameters and distributions inside these integrated AAO films. Magnetic hysteresis loops demonstrated the out-of-plane anisotropy of the vertically oriented Ni wires in the presence of pore outgrowth that had in-plane anisotropy. When used as vias and integrated with coplanar waveguides (CPWs), the Cu NWs had lower losses than standard vias above 60 GHz.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.