Abstract
In junction charge-coupled devices (JCCDs), the substrate p-n-p transistor can be applied as a versatile charge-sensing element for analog outputs, in digital circuits, and as a charge-normalizing device in optical line sensors. For all these applications, operation is controlled by clock voltage waveforms and properties of the JCCD. In particular the charge-handling capability is strongly related to vertical charge flow through the substrate p-n-p. This vertical charge transport is analyzed, showing that charge-handling capability can be defined only by taking into account vertical charge flow. Several experiments that confirm the predicted behavior is given. In addition, a method to speed up the normalization of charge packets in logic applications have been performed.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
