Abstract

Nowadays, modern communication systems require higher data throughput to transmit increasing flow of data. Since mobile terminal needs to support multiple radio technologies, the current challenge is to design and engineering of new digital and adaptive generic architectures. In addition these versatile architectures are able to take over of many functions, which leads to avoid the use of many circuits for these different functions. In this paper, we have identified similarities between the despreader unit in Rake receiver, the FFT-SDF (Fast Fourier Transform-Single path Delay Feedback) and the Cordic (Coordinate Rotation Digital Computer) algorithm to propose a generic architecture shared between these three widely used algorithms (architectural synthesis based on common operators technique). The proposed synthesizable architecture is coded using VHDL onto a Virtex-5 Field-Programmable Gate Array (FPGA) device and results are compared with FPGA implementations of similar works that share some common functionality. The implementation demonstrates that the proposed architecture can deliver a high reduction of the FPGA logic requirements with high maximum work frequency.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.