Abstract
The impact of systematic and random variations on transistor performance is investigated for the trigate bulk MOSFET, the planar ground-plane bulk MOSFET, and SOI FinFET. The results indicate that the trigate bulk MOSFET design is least sensitive to process-induced variations and offers the best nominal performance, as compared with the planar ground-plane bulk MOSFET and SOI FinFET.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
