Variation Aware Optimization vs Classical Margin Optimization of Superconducting Electronics

Abstract

We have developed a Superconducting Electronics Circuit Design Optimizer in conjunction with a Statistical Process Variation Josephson Junction Model and formal method of Logic Verification as a means to optimize circuits and mitigate their susceptibility to factors of yield loss. In this paper we will contrast the Yield improvement provided by direct yield optimization against classical methods of margin centering.