Abstract
We have developed a Superconducting Electronics Circuit Design Optimizer in conjunction with a Statistical Process Variation Josephson Junction Model and formal method of Logic Verification as a means to optimize circuits and mitigate their susceptibility to factors of yield loss. In this paper we will contrast the Yield improvement provided by direct yield optimization against classical methods of margin centering.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
