Abstract
Connecting a built-in current sensor in the design bulk of a digital system increases sensitivity for detecting transient upsets in combinational and sequential logic. SPICE simulations validate this approach and show only minor penalties in terms of area, performance, and power consumption
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have