Abstract
The characteristics of the gate capacitance at polysilicon thin-film transistors (poly-Si TFTs) based on terms of surface potential have been described and modeled in this paper. An explicit approximate relation for surface potential as a function of terminal voltages is developed. The theory is based on an assumed exponential distribution of trap states in the energy gap. Moreover, the model has been found to give an accurate description of the unique features of poly-Si TFTs, such as rapid increase of Cgs in leakage region and Cgd in kink region. The good agreement between simulated model results and experimental data confirms the accuracy and efficiency of this model.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
