Abstract

We report on an increase in emission intensity of up to 10 nW / microns2 that has been realized with a new novel two junction, diagonal avalanche control and minority carrier injection silicon CMOS light emitting device. The device utilizes a four terminal configuration with two shallow n+p junctions, embedded in a p substrate. One junction is kept in deep avalanche and light emitting mode, while the other junction is forward biased and minority carrier electrons are injected into the avalanching junction. The device has been realized using standard 0.35 micron CMOS design rules and fabrication technology and operates at 9V in the current range 0.1 - 3mA. The optical emission intensity is anout two orders higher than that for previous single junction n+ p light emitting junctions. The optical output is about three orders higher than the low frequency detectivity limit of silicon p-i-n detectors of comparable dimensions. The realized characteristics may enable diverse opto-electronic applications in standard CMOS silicon technology based integrated circuitry.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call