Abstract
An area-efficient design for two 2.4 GHz CMOS LNAs is presented, by sharing the on-chip inductors and bias network. Compared with LNA1, LNA2 features a new technique to improve the linearity of CMOS LNA, achieving a much higher IIP3 with the tradeoff of voltage gain and noise figure.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
