Abstract

Successive-approximation register (SAR) ADCs are susceptible to non-linearities due to capacitor mismatch. This paper proposes a transition points-based calibration of the SAR ADC using an RC-filtered square wave by looking at the histogram of output digital codes to improve the linearity without any additional analog circuitry. The proposed method is validated with an 8-bit SAR ADC fabricated in UMC 180-nm CMOS. The proposed calibration algorithm improves the signal-to-noise and distortion ratio (SNDR) of the 8-bit ADC from 42.87 dB to 46.91 dB, and the spurious-free dynamic range (SFDR) from 51.95 dB to 60.61 dB.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call