Abstract
Power consumption is key specification in electronic design. Evaluating power consumption at early phase of product life cycle is important to decrease the number of the expensive design iterations. A methodology is proposed in this paper for dynamic power estimation using Transaction Level Modeling (TLM). The methodology exploits the existing tools for RTL simulation, design synthesis and SystemC prototyping to provide fast and accurate power estimation using Transaction Level Power Modeling (TLPM). Commercial IP timer is used to validate and evaluate the proposed methodology. Different scenarios are exercised to cover the functionality of the timer. Experimental results show the accuracy and efficiency of the methodology. The error in power estimation is less than 1.7%. Power estimation on TLM achieves upto 7x speedup in simulation time as compared to RTL.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
