Abstract
The work addresses the implementation and performance analysis of a Digital Carrier Synchronizer (DCS), which is a Phase-Locked Loop (PLL), realized using digital circuits. The DCS function is heavily dependent on the Numerically Controlled Oscillator (NCO) and the Loop Filter (LF). The paper examines the performance of two different NCOs and LFs realisation in DCS for modem application. The methods presented are Look Up Table (LUT) and Xilinx ROM based NCO for 1st order and 2nd order based LF. We also developed a mathematical model of DCS and analyzed the performance based on stability, locking-time and tracking range. We propose a synthesizable and portable FPGA emulation environment of a DCS. Moreover, we have developed the DCS architecture with respect to a frequency based mathematical model. Finally, our emulation technique is not only involved with the DCS but also can be customized for any data synchronization system that respects the mathematical model.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Computer Applications in Technology
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
