Abstract
Timing errors in the memory elements of a design are of increasing importance in nanometer technology microprocessor cores. In this work, we present a flip-flop oriented timing error detection and correction technique. It exploits a transition detector at the input of the flip-flop for error detection along with an asynchronous local error correction scheme to provide timing error tolerance. To validate the proposed approach, it has been applied in the design of a 32-bit MIPS microprocessor core which was fabricated in a 65nm CMOS technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.