Abstract
This paper presents a new timing analysis methodology for clock driven scan design integrated circuits, based on externally triggered pulsed laser stimulation. The laser pulse can easily be shifted to time windows of interest in reference to clock and scan pattern. It is demonstrated that the technique is able to identify the most sensitive signal condition for fault injection with a time resolution correlated to the signal switching time, offering new opportunities to failure analysis.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have