Abstract
Proposed is an architecture for reducing the power consumption of an application processor (AP) in a smartphone. The proposed architecture is designed for sharing the main memory between the AP and modem blocks. A power-saving algorithm is proposed that focuses on random and sparse data patterns in connected and idle modes. The algorithm automatically performs power/clock gating without the intervention of the CPU, unlike dynamic voltage and frequency scaling. To control power gating, a power consumption model is formulated to solve an optimisation problem. The proposed algorithm is verified with electronic system level simulation based on actual scenarios of a mobile terminal. The results show an improvement in power consumption.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
