Abstract
A physically based variability model is developed to explain threshold voltage ( $V_{T}$ ) and drain-induced barrier lowering (DIBL) variations, and their correlations for static RAMs (SRAMs) and analog devices fabricated in a 32-nm high- $K$ metal-gate technology. Inputs to the model rely on forward (F) and reverse (R) measurement of transistor pair mismatch. The modeling results are validated on SRAMs and analog devices. Asymmetric and symmetric variation components of $V_{T}$ and DIBL variability are extracted by the model. Asymmetric variation is a major component responsible for the higher $\sigma V_{T}$ mismatch in saturation region compared with linear region, and higher DIBL variability.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.