Abstract

A strained Si fully depleted SOI MOSFET,which has the advantages of strained Si,high-k gate and SOI structure, is presented in this paper. A two-dimensional analytical model for the threshold voltage in strained Si fully depleted SOI MOSFET with high-k dielectric is proposed by solving Possions equation. Several important parameters are taken into account in the model. Relationships between threshold voltage,Ge Profile and thickness of strained silicon are investigated. The result shows that the threshold voltage decreases with Ge Profile and strained silicon thickness increasing. Relationships between threshold voltage,dielectric constant of high k gate and doping conceration of strained silicon are also investigated. The result shows that the threshold voltage increases with dielectric constant of high-k and doping conceration of strained silicon increasing. SCE and DIBL are analyzed finally,which also demonstrate that this novel device can suppress SCE and DIBL effect greatly.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.