Abstract
Silicon and sapphire are common substrates for AlN, InGaN, and GaN thin films in several applications such as photovoltaic and light-embedded diodes. Threading dislocations are generated at interfaces between III-nitride (III-N) layers and these substrates because of large lattice and thermal expansion coefficient (TEC) mismatches. These dislocations penetrate the top surface of III-N layers to relax the system by forming V-pit defects. This work presents a thermodynamics-based model to study V-pit formation and growth in InGaN/GaN epilayers on either silicon or sapphire substrates. The model calculates the evolution of V-pit defects in thin films through the energy balance between the strain energy in the III-N layer, dislocation deterioration energy to form new V-pits, and V-pit facet energies that result because of facet formations. The impact of different lattice and TEC mismatches as well as a novel approach, the embedded void approach, on V-pit nucleation and growth is also investigated.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.