Abstract
In this paper, a new annealing process to reduce polysilicon resistance without implant dosage adjustment has been proposed. With increasing the annealing temperatures, polysilicon grain size increases and causes the polysilicon resistance reduction. After annealing in inert gas ambient at 950°C for 5 min, the polysilicon resistance can be obviously reduced more than 7.7%, comparing to the 800°C for 5 min annealing process. And the threshold voltage and saturation current characteristics of submicron MOS device can be maintained almost same as before, due to the minor doping profile variations. Therefore, this new annealing process without device performance variations can be a candidate to reduce the polysilicon resistance applied to deep submicron integration circuit process.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
