The SoC Design for Facial Expression Recognition with Adaptive Speedy Algorithm in Order to Camera System

Abstract

Smart and emerging technologies require fast processing hardware and software fusion solutions. In this paper we propose SoC design for facial expression recognition with adaptive speedy algorithm. In this order a shape detection algorithm is implemented on conditional random fields. In this way the conditional random fields is calculated into speedy conditional random fields (SCRF). On this new fields shape detection algorithm become speedy. The detection algorithm is designed and implemented fully as hardware and the block architecture uses indexed register bank with 1 clock delay output and with minimum latency. The block fits in a Xilinx Vertex5 device requiring 45,110 LUTs and No camera data memory. Additionally S3C6410 embedded board with processing ARM-11 was attached to device to further operations. The pointing input device SoC supports the proposed facial expression recognition will be fabricated.