Abstract
In inverters, the waveform distortions in output voltage caused by the dead times can be successfully compensated by the instantaneous voltage feedback regulators like PI regulator, and this always makes the dead time effects in parallel inverters be ignored. However, for the filter inductances and output impedances in high power inverters must be very small (for consideration of system cost, internal voltage drop and fast dynamic response), the discrepancy of the dead times in power switches of parallel inverters can result in considerable circulating currents, which can hardly be eliminated by the instantaneous voltage feedback regulators and load share regulators. This paper analyzed the dead-time effects on the circulating currents between parallel inverters. The simulations and experiments validated the analysis.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
