Abstract

Signal integrity (SI) is affected by the location of via in the vicinity of slot. In multiple planar layer circuitry, when a signal trace changes layer through via, whether there is a slot in the reference plane beneath the signal trace or not has effects on signal integrity (SI). In this paper, the improved efficiency on signal integrity (SI) according to the location of via in the vicinity of slot is seen through simulation and measurement. The reduction of slot efficiency to provide isolation of a noise source from the rest of the PCB is also shown when a via is placed through the slot. Finally, design rule for the location of via in the vicinity of slot in the nearest reference plane is also discussed.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.