Abstract

In this paper, we simulated the dependence of the effect of reducing the drain-induced barrier lowering on the thickness of a buried oxide layer in a finned (vertical) metal-oxide-semiconductor field effect transistor (FinFET) based on silicon-on-insulator technology. Three shapes of the fin with the rectangle, trapezoid, and triangle cross sections were considered. The drain-induced barrier lowering effect significantly depends on both the fin shape and the thickness of the buried oxide layer. The smallest drain-induced barrier lowering effect occurs when the thickness of the buried oxide layer is small for the fin of a triangular shape. This behavior of the drain-induced barrier lowering effect is strongly correlated with the behavior of the parasitic capacitance between a gate and a source.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.