Abstract

The parasitic bipolar transistor inherent in the silicided vertical double diffused MOSFET (DMOSFET) can greatly affect its performance and reliability. Scaled low-voltage power DMOSFETs with TiSi/sub 2/ source contacts were reported and anomalous kinks in the output I-V characteristics were observed. It was shown that a high contact resistance of TiSi/sub 2/ contacts to the p-body diffusion caused the high output conductance. In this paper, a two-dimensional (2D) device simulator was used to investigate in detail the impact of the parasitic bipolar transistor on the static and dynamic switching characteristics of scaled silicided power MOSFETs. A mixed device and circuit simulator was used to determine the effect of bipolar parameters on the switching characteristics of devices under resistive and unclamped inductive switching (UIS) conditions. It is shown that a shallow surface-diffused p/sup +/ region is necessary to suppress the parasitic bipolar transistor-induced deleterious effects in developing the next generation of scaled power MOS technologies. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.