Abstract
In this paper a low noise amplifier (LNA) is designed at 7.5 GHz with ultra-low power consumption in 0.13µm CMOS technology. New and precise calculations for input and output impedance are calculated and compared with other works. The forward body biasing technique is utilized to bring down power consumption of the circuit. MATLAB, HSPICE, Advanced Design System (ADS), and TSMC 0.13 µm CMOS process are used to simulate the LNA. The performance of the circuit is scrutinized with and without spiral inductors. With lumped inductors, 0.42 dB, -27dB, -4dB, 20dB, 156µW, and -3 are achieved for noise figure (NF), input impedance matching (S11), output impedance matching (S22), power gain (S21), power consumption, and the third order intercept point (IIP3) respectively. Plus, with spiral inductors 2.3dB, -23dB, -5dB, 10dB, 156µW, and -7 are achieved for noise figure (NF), input impedance matching (S11), output impedance matching (S22), power gain (S21), power consumption, and the third order intercept point (IIP3) respectively.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Review of Electrical Engineering (IREE)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
