Abstract

SUMMARYWe suggest a simple and versatile approach for the correct account of differential conductance in the saturation regime that provides a monotonic decrease of the differential conductance from its maximum value to its minimum positive or even negative value. We present all equations also in normalized form, which simplifies the analysis and usage of the approach. On the basis of the suggested approach, we have developed ‘internal’ (does not include source and drain resistance) metal–oxide–semiconductor field‐effect transistor compact model and have incorporated one into an Electronic Design Automation software Symica as Verilog‐A module. Copyright © 2014 John Wiley & Sons, Ltd.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.