Abstract

Abstract We propose a novel architecture of an asynchronous bit-serial multiplier with counterflow data streams. The crucial idea of the proposed design is that data transfer between basic cells is acknowledged by another data transfer in the opposite direction. This design solution has resulted in lower hardware complexity because there is no extra acknowledged circuitry. For the multiplier design, a mixed-mode delay model is adopted. First, the control circuit of the multiplier's basic cell is designed as a speed-independent circuit. Then the method for interconnecting basic cells into a 1D array is presented. Finally, we incorporate data-path function into the basic cell under the bounded-delay model.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.