Abstract
The progress of semiconductor technology has been a dominant factor on the use of cellular arrays in digital computer design. When a subsystem is implemented in the form of a cellular array, it is important that the subsystem can be tested at the array terminals for the presence of a faulty cell in the array. In this paper some sufficient conditions for the testability of two-dimensional sequential cellular arrays are derived. These can be either unilaterally interconnected or bilaterally interconnected arrays where each cell has some storage elements and logic circuits.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
