Abstract
A new concept for Electron-Beam Testing of Integrated Circuit (IC) is presented. The procedure involves E-Beam logical controllability and observability in order to apply test patterns and to analyze circuit response directly on the I/O of an embedded functional block. Simple and low silicon cost design for testability rules are given.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
