Technology optimised fixed-point bit-parallel multiplier for LUT-based FPGAs

Abstract

Modern day field programmable gate arrays FPGA have look-up tables LUT as inherent basic logic elements. With FPGAs fast moving from prototype designing to low and medium volume productions, there is an increased need for efficient utilisation of these FPGA primitives. Unfortunately, majority of the work concerned with FPGA implementations focus only on the technology independent architectural optimisations that can be done at the top level of the logic synthesis process. In this paper, we consider the technology dependent optimisation of the fixed-point bit-parallel multiplier on LUT-based FPGAs. We perform technology dependent optimisations prior to the design entry phase and then use instantiation-based coding styles to ensure that the optimisations remain preserved throughout the synthesis process. Our implementations show substantial improvement in terms of resources utilised, critical path delays and dynamic power dissipation.