Abstract
The increasing complexity of electronic design can present project teams with problems, many of which can occur in the interpretation and implementation of the initial product specification. As the design description becomes more detailed, the assessment of compliance to specification becomes more difficult. Thus an approach is required which spans the entire design process from initial specification to detailed circuit implementation, yet supports the natural design techniques for the different design stages. By combining VHDL (which can be used for both abstract behavioural descriptions and detailed gate level design) with standard graphical notation, a suitable design environment can be realized. Furthermore, the use of a graphical representation is more natural to a broader base of engineers and can assist in the adoption of VHDL as a design tool.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
