Abstract
AbstractAs the dimensions of integrated circuits shrink towards the deep sub-micromeLer regime, silicon-on-insulator is regarded to be more favorable than silicon substrates. The biggest drawback of SOI is cost which will become more critical for next generation 300-nm silicon wafers. Plasma immersion ion implantation (PIII) provides a viable alternative for the fabrication of SOI wafers as the processing time is very short and independent of wafer size. Pill is being employed to synthesize two types of SOI materials, SPIMOX (Separation by Plasma IMplantation of OXygen) and bonded SOL. In SPIMOX fabrication, both oxygen and water plasmas have been attempted and the results indicate that a discrete buried oxide layer can indeed be formed. In the case of wafer bonding, PIII is utilized for smart-cutting, a process in which implanted hydrogen or helium causes the bonded wafer to crack along the plane thereby making one side of the wafer recyclable. This article reviews the work done and current status of SOI fabrication by PIII.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.